FLEX 6000

Programmable Logic Device Family

June 1997, ver. 2 | Data Sheet

Introduction

With a primary focus on low cost, the Altera® FLEX® 6000 device family provides an ideal programmable alternative to high-volume gate-array applications. Because FLEX 6000 devices are programmable, fast design changes are possible during prototyping or design testing. Additionally, designers can also create reconfigurable applications. The FLEX 6000 device family offers the following features:

Preliminary Information

- Product features
  - Register-rich, look-up table (LUT)-based architecture
  - OptiFLEX™ architecture, which increases device area efficiency
  - Usable gates ranging from 5,000 to 24,000 gates (see Table 1)
  - Built-in low-skew clock distribution tree
  - 100% functional testing of all devices; test vectors or scan chains are not required
  - Advanced 3.2-mil (81-micron) bond pad pitch for reduced die size
- System-level features
  - In-circuit reconfigurability (ICR) via external configuration EPROM or intelligent controller
  - 5.0-V devices are fully compliant with peripheral component interconnect (PCI) Special Interest Group's ***PCI Bus Local Bus Specification,*** Rev. 2.1
  - Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming any device logic
  - MultiVolt™ I/O interface operation, allowing a device to bridge between systems operating with different voltages
  - Low power consumption (less than 10 mA in standby mode)

Table 1. FLEX 6000 Device Features

Feature	EPF6010	EPF6016	EPF6016A	EPF6024A
Gate count, *Note (1)*	5,000 to 10,000	8,000 to 16,000	8,000 to 16,000	12,000 to 24,000
Logic elements (LEs)	800	1,320	1,320	1,960
Maximum I/O pins	160	204	204	215
Supply voltage (V_{CC})	5.0 V	5.0 V	3.3 V	3.3 V

Note:

(1) Gate count varies from 6 to 12 gates per LE, depending on design method and contents. For instance, a pipelined design with many LE registers will have a higher gate count than a fully combinatorial design. For designs that require JTAG boundary scan, the built-in JTAG circuitry contributes up to 5,400 additional gates.

A-DS-F6000-02

- Powerful I/O pins
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Fast path from register to I/O pin for fast clock-to-output time
- Flexible interconnect
  - FastTrack™ Interconnect continuous routing structure for fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Tri-state emulation that implements internal tri-state nets
  - Four low-skew global paths for clocks, clears, presets, or logic signals
- Software design support and automatic place-and-route provided by Altera's MAX+PLUS® II development system for 486- and Pentium-based PCs and Sun SPARCstation, HP 9000 Series 700, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF, library of parameterized modules (LPM), Verilog HDL, VHDL, DesignWare components, and other interfaces to popular EDA tools from manufacturers such as Cadence, Data I/O, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic
- Extensive package options
  - Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and ball-grid array (BGA) packages (see Table 2)
  - Footprint- and pin-compatibility with other FLEX 6000 devices in the same package

Table 2. FLEX 6000 Package Options & I/O Count *Note (1)*

Device	100-Pin TQFP	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	256-Pin BGA
EPF6010	81	117	160	–	–
EPF6016	81	117	171	199	204
EPF6016A					
EPF6024A	–	–	171	199	215

Note:
(1) All packages except 100-pin TQFP packages offer MultiVolt capability.

General Description

The Altera FLEX 6000 programmable logic device (PLD) family provides a low-cost alternative to gate arrays for high-volume designs. FLEX 6000 devices are based on the OptiFLEX architecture, which minimizes die size while maintaining high performance and routability. The devices also have reconfigurable SRAM elements, which gives designers the flexibility to quickly change their designs during prototyping and design testing. FLEX 6000 designs can also change functionality during operation via in-circuit reconfiguration.

FLEX 6000 devices are supported by the MAX+PLUS II development system, which interfaces easily with common gate-array EDA tools for synthesis and simulation. For example, the MAX+PLUS II software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the MAX+PLUS II software contains EDA libraries that use device-specific features such as carry chains, which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the MAX+PLUS II development system includes optimized DesignWare and LPM functions that are optimized for the FLEX 6000 architecture.

Go to the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* in the Altera ***1996 Data Book*** for more information.

Because FLEX 6000 devices are reprogrammable, they are 100% tested prior to shipment. As a result, the designer is not required to generate test vectors for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different gate array designs; FLEX 6000 devices are configured on the board for the specific functionality required.

Table 3 shows FLEX 6000 performance for some common designs. All performance values shown were obtained with Synopsys DesignWare or LPM functions. No special design technique is required to implement the applications; the designer simply infers or instantiates a function in a Verilog HDL, VHDL, Altera Hardware Description Language (AHDL™) or schematic design file.

Table 3. FLEX 6000 Performance for Common Designs

Application	LEs Used	Performance		Unit
		-2 Speed Grade	-3 Speed Grade	
16-bit loadable counter	16	135	99	MHz
16-bit accumulator	16	135	99	MHz
24-bit accumulator	24	99	72	MHz
16-to-1 multiplexer	10	5.5	7.0	ns
16 × 16 multiplier with a 3-stage pipeline	560	64	50	MHz

Table 4 shows FLEX 6000 performance for more complex designs. These designs are available as functions from the Altera MegaCore™ functions.

Table 4. FLEX 6000 Performance for Complex Designs

Application	LEs Used	Performance		Unit
		-2 Speed Grade	-3 Speed Grade	
16-bit, 8-tap parallel finite impulse response (FIR) filter	599	78	61	MSPS
8-bit, 512-point fast Fourier transform (FFT)	1162	115 41	139 34	µs MHz
a8251 universal asynchronous receiver/transmitter (UART)	478	23	18	MHz
PCI bus target with one-wait state	398	33	25	MHz

Functional Description

The FLEX 6000 OptiFLEX architecture is made up of logic elements (LEs). Each LE consists of a 4-input LUT (which can implement any function of 4 inputs), a register, and dedicated paths for carry and cascade chain functions. Since each LE contains a register, a design can be easily pipelined without consuming more LEs. The specified gate count for FLEX 6000 devices includes all LUTs and registers.

LEs are combined into groups called logic array blocks (LABs), and each LAB contains 10 LEs. The MAX+PLUS II software automatically places related LEs into the same LAB, minimizing the number of required interconnects. A LAB can implement a medium-sized block of logic, such as a counter or multiplexer.

In addition, signal interconnections within FLEX 6000 devices—and to and from device pins—are provided via the routing structure of the FastTrack Interconnect. The routing structure is a series of fast, continuous row and column channels that run the entire length and width of the device. Any LE or pin can feed or be fed by any other LE or pin via the FastTrack Interconnect. For more information on the FastTrack Interconnect, see "FastTrack Interconnect" on page 16 of this data sheet.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer. Each IOE is placed next to a LAB, where it can be driven by the local interconnect of that LAB. This feature allows fast clock-to-output times of less than 11 ns when a pin is driven by any of the 10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and column interconnect. I/O pins can drive the LE registers via the row and column interconnect, providing setup times of less than 7 ns and hold times of 0 ns. IOEs provide a variety of features, such as JTAG boundary-scan support, slew-rate control, and tri-state buffers.

Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture. Each group of ten LEs is combined into an LAB, and the LABs are arranged into rows and columns. The LABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each FastTrack Interconnect row and column.

Figure 1. FLEX 6000 OptiFLEX Architecture Block Diagram



FLEX 6000 devices provide four dedicated, global inputs that drive the control inputs of the flipflops to ensure the efficient distribution of high-speed, low-skew control signals. These inputs use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. These inputs can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. The dedicated global routing structure is built into the device, eliminating the need to create a clock tree.

Logic Array Block

A LAB consists of ten LEs, their associated carry and cascade chains, the LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 6000 architecture, and facilitates efficient routing with optimum device utilization and high performance.

The interleaved LAB structure—an innovative feature of the FLEX 6000 architecture—allows each LAB to drive two local interconnects. This feature minimizes the use of the FastTrack Interconnect, providing higher performance and lower die size. An LE can drive 20 LEs via the local interconnect, which maximizes fitting flexibility while minimizing die size. See Figure 2.

Figure 2. FLEX 6000 LAB



In most designs, the registers use only global clock and clear signals. Dedicated paths for non-global clock and clear signals are seldom used. However, in some cases, other clock or asynchronous clear signals must be used. In addition, counters may also have synchronous clear or load signals. In a design that uses non-global clock and clear signals, inputs from the first LE in a LAB are re-routed to drive the control signals for that LAB. See Figure 3.

Figure 3. FLEX 6000 LAB Control Signals



Logic Element

An LE, the smallest unit of logic in the FLEX 6000 architecture, has a compact size that provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable flipflop, carry and cascade chain, and each LE drives both the local and the FastTrack Interconnect. See Figure 4.

Figure 4. FLEX 6000 Logic Element



The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions with minimum delay. Carry and cascade chains connect LEs 2 through 10 in a LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.

Carry Chain

The carry chain provides a very fast (less than 1.0 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit moves forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 6000 architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the MAX+PLUS II Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as DesignWare and LPM functions automatically take advantage of carry chains for the appropriate functions.

Because the first LE of each LAB can generate control signals for that LAB, they are not included in carry chains. In addition, the inputs of the first LE in each LAB may be used to generate synchronous clear and load enable signals for counters implemented with carry chains.

Carry chains longer than nine LEs are automatically implemented by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from even-numbered LAB to even-numbered LAB, or from odd-numbered LAB to odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the first LE of the third LAB in the row. In addition, the carry chain does not cross the middle of the row. In the EPF6016 device, the carry chain stops at the 11th LAB in a row and a new carry chain begins at the 12th LAB.

Figure 5 shows how an n-bit full adder can be implemented in $n + 1$ LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. Although the register can be bypassed for simple adders, it can be used for an accumulator function. Another portion of the LUT and the carry chain logic generate the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.

Figure 5. Carry Chain Operation



Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.7 ns per LE. Cascade chain logic can be created automatically by the MAX+PLUS II Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as DesignWare and LPM functions automatically take advantage of cascade chains for the appropriate functions.

A cascade chain implementing an AND gate can use the register in the final LE; a cascade chain implementing an OR gate cannot use that register because of the inversion required to implement the OR gate.

Because the first LE of each LAB can generate control signals for that LAB, they are not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the first LE of the third LAB. The cascade chain does not cross the center of the row. In an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new one begins at the 12th LAB.

Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of $4n$ variables are implemented with n LEs. The LUT delay is 1.8 ns; the cascade chain delay is 0.7 ns. With the cascade chain, 5.0 ns are needed to decode a 16-bit address.

Figure 6. Cascade Chain Operation



LE Operating Modes

The FLEX 6000 LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, synchronous clear, and synchronous load control for the register. The MAX+PLUS II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also design special-purpose functions to use an LE operating mode for optimal performance.

Figure 7 shows the LE operating modes.

Figure 7. LE Operating Modes

Normal Mode



Arithmetic Mode



Counter Mode



Notes:
(1) Register feedback multiplexer is available on LE2 of each LAB.
(2) The DATA1 and DATA2 input signals can either supply a clock enable, up or down control, or register feedback signals.
(3) The LAB-wide synchronous clear and load affect all registers in an LAB.

Normal Mode

The normal mode is suitable for general logic applications and wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The MAX+PLUS II Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 7, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: a, b, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

Parameterized functions automatically use the arithmetic mode where appropriate; the designer does not have to decide how the carry chain will be used.

Counter Mode

The counter mode offers counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in a LAB use counter mode, then other LEs in that LAB must be used as part of the same counter or combinatorially. In addition, the MAX+PLUS II development system will automatically place registers that are not in the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data, the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load will override any signal carried on the cascade chain. The synchronous clear overrides the synchronous load.

Either the counter enable or up/down control may be used for a given counter. Moreover, the synchronous load can be used as a clock enable by routing the register output into the data input. Counter functions will perform this function automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of a LAB.

Parameterized functions automatically use the counter mode where appropriate, so the designer does not have to manually decide how the carry chain will be used.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-stating without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The MAX+PLUS II software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset.

Because the clear and preset functions are active-low, the MAX+PLUS II Compiler automatically assigns a logic high to an unused clear or preset. The clear and preset logic is implemented in one of the following two modes chosen during design entry (see Figure 8):

- Asynchronous Clear
- Asynchronous Preset

Figure 8. LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2.

Asynchronous Preset

An asynchronous preset is implemented with an asynchronous clear. The MAX+PLUS II development system provides preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs; therefore, this technique can be used when a register drives logic or drives a pin.

In addition to the two clear and preset modes, FLEX 6000 devices provide a chip-wide reset pin (DEV_CLRn) that can reset all registers in the device. The option to use this pin is set in the MAX+PLUS II software before compilation. The chip-wide reset overrides all other control signals. Any register with an asynchronous preset will be preset when the chip-wide reset is asserted, which results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the FLEX 6000 OptiFLEX architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack Interconnect consists of column and row interconnect channels that span the entire device. Additionally, the local interconnect is used to connect LEs in adjacent LABs. Each row of LABs is served by a dedicated row interconnect, which routes signals between LABs within a row, and also routes signals from I/O pins to LABs. The column interconnect routes signals between rows and routes signals from I/O pins to rows. The local interconnect routes signals between LEs in the same LAB and in adjacent LABs.

LEs 1 through 5 of a LAB drive the local interconnect to the right, while LEs 6 through 10 drive the local interconnect to the left. The DATA1 and DATA3 inputs of each LE are driven by the local interconnect to the left; DATA2 and DATA4 are driven by the local interconnect to the right. The local interconnect also routes signals from LEs to I/O pins. Figure 9 shows an overview of the FLEX 6000 interconnect architecture.

Figure 9. FLEX 6000 Interconnect Architecture



A row channel can be driven by an LE or by one of two column channels. These three signals feed a 3-to-1 multiplexer that connects to six specific row channels. Row channels drive into the local interconnect via multiplexers.

Each column of LABs is served by a dedicated column interconnect. The column interconnect can then drive another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect, which can be either the output of an LE or an input from an I/O pin, must be routed to the row interconnect before it can enter a LAB.

Each LE has a FastTrack Interconnect output and a local output. The FastTrack interconnect output can directly drive six row and two column lines; the local output drives the local interconnect. Each local interconnect channel driven by an LE can drive four row and two column channels. This feature provides additional flexibility, because each LE can drive any of ten row lines and four column lines.

In addition, LEs can drive global control signals. This feature is useful for distributing internally generated clock, asynchronous clear, and asynchronous preset signals. A global signal can also drive data signals, which is useful for high-fan-out data signals.

Each LAB drives two groups of local interconnects, which allows an LE to drive two LABs, or 20 LEs, via the local interconnect. The row-to-local multiplexers are used more efficiently, because the multiplexers can now drive two LABs. Figure 10 shows how a LAB connects to row and column interconnects.

Figure 10. LAB Connections to Interconnects



For improved routability, the row interconnect is comprised of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half length channels connect to the LABs in half of the row. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-row channel, which saves the other half of the channel for the other half of the row. One-third of row channels are half-length channels.

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be used for global clock and asynchronous clear control signals. These signals are available as control signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals. However, the use of dedicated inputs as data inputs can introduce additional delay into the control signal network.

Local interconnect from LABs located at either end of the two central rows can drive a global control signal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the LE driving the signal should also be located in the appropriate LAB. This LE-driving-global control feature is controlled by the designer and will not be automatically used by the MAX+PLUS II development system. See Figure 11.

Figure 11. Global Clock & Clear Distribution



Notes:

(1) Local interconnect from LABs C1 and D1 can drive two global control signals on the left side.
(2) Local interconnect from LABs C22 and D22 can drive two global control lines on the right side.
(3) Global signals drive into every LAB as clocks, asynchronous clears and presets, and data signals.

I/O Element

An IOE contains a bidirectional I/O buffer and a tri-state buffer. IOEs can be used as input, output, or bidirectional pins. An IOE receives its data signals from the adjacent local interconnect, which can be driven by a row or column interconnect (allowing any LE in the device to drive the IOE) or by an adjacent LE (allowing fast clock-to-output delays). LEs in LABs on both sides of a row have local drivers on both sides so that all LEs in an LAB can drive I/O pins via the local interconnect. The IOE receives its output enable signal through the same path, allowing individual output enables for every pin and permitting emulation of open-drain buffers. The MAX+PLUS II Compiler uses the programmable inversion option to automatically invert the data or output enable signals where appropriate.

A chip-wide output enable feature allows the designer to disable all pins of the device by asserting one pin (DEV_OE). This feature is useful during board debugging or testing.

Open-drain emulation is provided by driving the data input low and toggling the OE of each IOE. This emulation is possible because there is one OE per pin.

Figure 12 shows the IOE block diagram.

Figure 12. IOE Block Diagram



Each IOE drives a row or column interconnect when used as an input or bidirectional pin. A row IOE drives one of 6 row lines; a column IOE drives one of two column lines. The input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time. Figure 13 shows how an IOE connects to a row interconnect, and Figure 14 shows how an IOE connects to a column interconnect.

Figure 13. IOE Connection to Row Interconnect



Figure 14. IOE Connection to Column Interconnect



MultiVolt I/O Interface

The FLEX 6000 device architecture supports the MultiVolt I/O interface feature, which allows FLEX 6000 devices to interface with systems with differing supply voltages. The 5.0-V devices in all packages—except for the 100-pin TQFP package—can be set for 3.3-V or 5.0-V I/O pin operation. These devices have one set of V_{CC} pins for internal operation and input buffers (V_{CCINT}), and another set for I/O output drivers (V_{CCIO}).

The V_{CCINT} pins must always be connected to a 5.0-V power supply. With a 5.0-V V_{CCINT} level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The V_{CCIO} pins can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the V_{CCIO} pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the V_{CCIO} pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1}.

Additionally, 3.3-V FLEX 6000A devices can interface with 2.5-V, 3.3-V, or 5.0-V systems when their V_{CCIO} is tied to 2.5 V. The output will drive 2.5-V, or 3.3-V systems, and the inputs can be driven by 2.5-V, 3.3-V, or 5.0-V systems. When their V_{CCIO} is tied to 3.3 V, the output can drive 3.3-V or 5.0-V systems.

JTAG Operation

All FLEX 6000 devices provide JTAG BST circuits that comply with the IEEE Std. 1149.1-1990 specification.

Go to *Application Note 39 (JTAG Boundary-Scan Testing in Altera Devices)* for more information.

Generic Testing

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for 5.0-V FLEX 6000 devices are made under conditions equivalent to those shown in Figure 15. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 15. FLEX 6000 AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.



Operating Conditions

The following tables provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for the 5.0-V FLEX 6000 device. The 3.3-V information will be available in a future data sheet supplement.

FLEX 6000 Device Absolute Maximum Ratings *Note (1)*

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage	With respect to GND	–2.0	7.0	V
V_I	DC input voltage	*Note (2)*	–2.0	7.0	V
I_{OUT}	DC output current, per pin		–25	25	m
T_{STG}	Storage temperature	No bias	–65	150	° C
T_{AMB}	Ambient temperature	Under bias	–65	135	° C
T_J	Junction temperature	PQFP, PLCC, and BGA packages		135	° C

FLEX 6000 Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CCINT}	Supply voltage for internal logic and input buffers	*Note (3)*	4.75 (4.50)	5.25 (5.50)	V
V_{CCIO}	Supply voltage for output buffers, 5.0-V operation	*Note (3)*	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output buffers, 3.3-V operation		3.00	3.60	V
V_I	Input voltage		0	V_{CCINT}	V
V_O	Output voltage		0	V_{CCIO}	V
T_J	Operating temperature	For commercial use	0	85	° C
T_J	Operating temperature	For industrial use	–40	100	° C
t_R	Input rise time			40	ns
t_F	Input fall time			40	ns

FLEX 6000 Device DC Operating Conditions *Notes (4), (5)*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	High-level input voltage		2.0		V_{CCINT} + 0.3	V
V_{IL}	Low-level input voltage		–0.3		0.8	V
V_{OH}	5.0-V high-level TTL output voltage	I_{OH} = –4 mA DC, V_{CCIO} = 4.75 V	2.4			V
	3.3-V high-level TTL output voltage	I_{OH} = –4 mA DC, V_{CCIO} = 3.00 V	2.4			V
V_{OL}	5.0-V low-level TTL output voltage	I_{OL} = 8 mA DC, V_{CCIO} = 4.75 V			0.45	V
	3.3-V low-level TTL output voltage	I_{OL} = 8 mA DC, V_{CCIO} = 3.00 V			0.45	V
I_I	Input pin leakage current	$V_I = V_{CC}$ or GND	–10		10	µA
I_{OZ}	Tri-stated I/O pin leakage current	$V_O = V_{CC}$ or GND	–40		40	µA
I_{CC0}	V_{CC} supply current (standby)	V_I = GND, No load		500	10	µA

FLEX 6000 Device Capacitance *Note (6)*

Symbol	Parameter	Conditions	Min	Max	Unit
C_{IN}	Input capacitance for I/O pin	V_{IN} = 0 V, f = 1.0 MHz		10	pF
C_{INCLK}	Input capacitance for dedicated input	V_{IN} = 0 V, f = 1.0 MHz		12	pF
C_{OUT}	Output capacitance	V_{OUT} = 0 V, f = 1.0 MHz		10	pF

Notes:

(1) See *Operating Requirements for Altera Devices* in the Altera *1996 Data Book*.
(2) Minimum DC input is –0.3 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions.
(3) Numbers in parentheses are for industrial-temperature-range usage.
(4) Typical values are for T_A = 25° C and V_{CC} = 5.0 V.
(5) Operating conditions: V_{CCINT} = 5 V ± 5%, T_J = 0° C to 85° C for commercial use.
V_{CCINT} = 5 V ± 10%, T_J = –40° C to 100° C for industrial use.
(6) Capacitance is sample-tested only.

Figure 16 shows the typical output drive characteristics of a FLEX 6000 device with 5.0-V and 3.3-V V_{CCIO}. The 5.0-V output driver is compatible with the ***PCI Local Bus Specification***, Rev. 2.1.

Figure 16. Output Drive Characteristics



Timing Model

Table 5 shows the external timing parameters for the EPF6016 device. Detailed timing information for other FLEX 6000 devices will be released in a future data sheet supplement. Also, the MAX+PLUS II software version 8.0 or higher contains FLEX 6000 device timing information.

Table 5. External Timing Parameters for the EPF6016 Device

Parameter	-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	
t_1, *Note (1)*		53.0		65.0	ns
t_{DRR}, *Note (2)*		16.0		20.0	ns

Notes:

(1) This timing parameter shows the delay of a register-to-register test pattern. There are several LEs, and the row and column interconnects between the registers come in various lengths. This timing parameter is used to determine the speed grade of the FLEX 6000 devices.

(2) The timing parameter is shown for reference, and is guaranteed by characterization.

Power Consumption

The supply power (P) for FLEX 6000 devices can be calculated with the following equation:

$$P = P_{INT} + P_{IO}$$
$$P = (I_{CCSTANDBY} + I_{CCACTIVE}) \times V_{CC} + P_{IO}$$

Typical $I_{CCSTANDBY}$ values are shown as I_{CC0} in the "FLEX 6000 Device DC Operating Conditions" table on page 26 of this data sheet. The $I_{CCACTIVE}$ value depends on the switching frequency and the application logic. This value is based on the amount of current that each LE typically consumes. The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices)* in the ***1996 Data Book***.

The $I_{CCACTIVE}$ value is calculated with the following equation:

$$I_{CCACTIVE} = K \times f_{MAX} \times N \times tog_{LC} \times \frac{\mu A}{MHz \times LE}$$

Where:

f_{MAX} = Maximum operating frequency in MHz
N = Total number of logic cells used in a FLEX 6000 device
tog_{LC} = Average percentage of logic cells toggling at each clock (typically 12.5%)
K = Constant

The K value for an EPF6016 device is 88.

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions. Figure 17 shows the relationship between the current and operating frequency for an EPF6016 device.

Figure 17. I_{CC} Active vs. Operating Frequency



Device Configuration & Operation

The FLEX 6000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

Go to *Application Note 87 (Configuring FLEX 6000 Devices)* for detailed information on device configuration options and device configuration pins, and for information on configuring FLEX 6000 devices, including sample schematics, timing diagrams, and configuration parameters.

Operating Modes

The FLEX 6000 architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. This process of physically loading the SRAM data into a FLEX 6000 device is known as configuration. During initialization—a process that occurs immediately after configuration—the device resets registers, enables I/O pins, and begins to operate as a logic device. These configuration and initialization processes of a device are referred to as the *command mode*; normal device operation is known as the *user mode*.

SRAM configuration elements allow FLEX 6000 devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 100 ms and is used to dynamically reconfigure an entire system. Also, in-field system upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for a FLEX 6000 device can be loaded with one of three configuration schemes, which is chosen on the basis of the target application. An EPC1 Configuration EPROM or intelligent controller can be used to control the configuration of a FLEX 6000 device, allowing automatic configuration on system power-up.

Multiple FLEX 6000 devices can be configured in any of the three configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 6 shows the data sources for each configuration mode.

Table 6. Configuration Schemes

Configuration Scheme	Data Source
Configuration EPROM	EPC1 Configuration EPROM
Passive serial (PS)	Serial data source
Passive serial asynchronous (PSA)	Serial data source

Device Pin-Outs

Table 7 shows the pin names and numbers for several FLEX 6000 device packages.

Table 7. FLEX 6000 Pin-Outs (Part 1 of 2) *Note (1)*

Pin Name	100-Pin TQFP EPF6010 EPF6016 EPF6016A	144-Pin TQFP EPF6010 EPF6016 EPF6016A	208-Pin PQFP EPF6016 EPF6016A EPF6024A *Note (2)*	240-Pin PQFP EPF6016 EPF6016A EPF6024A
MSEL *(3)*	22	33	46	52
nSTATUS *(3)*	39	56	80	92
nCONFIG *(3)*	36	53	77	89
DCLK *(3)*	89	128	184	212

Table 7. FLEX 6000 Pin-Outs (Part 2 of 2) *Note (1)*

Pin Name	100-Pin TQFP EPF6010 EPF6016 EPF6016A	144-Pin TQFP EPF6010 EPF6016 EPF6016A	208-Pin PQFP EPF6016 EPF6016A EPF6024A *Note (2)*	240-Pin PQFP EPF6016 EPF6016A EPF6024A
CONF_DONE *(3)*	72	105	150	172
INIT_DONE *(5)*	64	94	135	155
nCE *(3)*	4	4	6	9
nCEO *(4)*	49	70	102	117
nWS *(4)*	81	117	169	195
nRS *(4)*	83	120	174	200
nCS *(4)*	77	111	159	184
CS *(4)*	78	114	162	188
RDnBSY *(4)*	67	97	140	161
CLKUSR *(4)*	69	100	144	166
DATA *(3)*	86	125	181	209
TDI *(6)*	10	13	19	22
TDO *(6)*	51	73	107	124
TCK *(6)*	23	34	47	54
TMS *(6)*	18	27	38	44
Dedicated Inputs	12, 13, 62, 63	17, 20, 89, 92	24, 28, 128, 132	28, 32, 148, 152
DEV_CLRn *(5)*	91	130	187	216
DEV_OE *(5)*	85	123	178	205
VCC_{INT} (5.0 V)	6, 21, 38, 54, 71, 88	6, 31, 77, 103	8, 26, 44, 111, 130, 148	11, 30, 50, 130, 150, 170
VCC_{IO} (5.0 V or 3.3 V)	–	7, 19, 32, 55, 78, 91, 104, 127	9, 27, 45, 63, 79, 96, 112, 131, 149, 166, 183, 200	12, 31, 51, 72, 91, 110, 131, 151, 171, 192, 211, 230
GND	5, 20, 37, 53, 70, 87	5, 18, 43, 54, 76, 90, 102, 126	7, 25, 43, 62, 78, 95, 110, 129, 147, 165, 182, 199	10, 29, 49, 61, 71, 90, 109, 120, 129, 149, 169, 181, 191, 210, 229, 240
Total user I/O pins	81	117	171	199

Notes:
(1) All pins not listed are user I/O pins.
(2) Pin-outs for EPF6010QC208 devices will be released in a future data sheet supplement.
(3) This pin is a dedicated configuration pin; it is not available as a user I/O pin.
(4) This pin can be used as a user I/O after configuration.
(5) This pin can be used as a user I/O if not used for its chip-wide or configuration function.
(6) If the device is not configured to use the JTAG BST circuitry, this pin is available as a user I/O pin. If the JTAG device option is not set, JTAG testing may still be done before configuration.